diff options
| author | aroulin <andy.roulin@epfl.ch> | 2015-08-23 15:37:57 +0200 |
|---|---|---|
| committer | aroulin <andy.roulin@epfl.ch> | 2015-08-23 15:42:58 +0200 |
| commit | 16f39aa452baee9048b24545392455c1af0e873f (patch) | |
| tree | 6bc2d58b9b0ffad412a085294b7542df5e46d6b5 | |
| parent | Merge pull request #1058 from lioncash/ptr (diff) | |
| download | yuzu-16f39aa452baee9048b24545392455c1af0e873f.tar yuzu-16f39aa452baee9048b24545392455c1af0e873f.tar.gz yuzu-16f39aa452baee9048b24545392455c1af0e873f.tar.bz2 yuzu-16f39aa452baee9048b24545392455c1af0e873f.tar.lz yuzu-16f39aa452baee9048b24545392455c1af0e873f.tar.xz yuzu-16f39aa452baee9048b24545392455c1af0e873f.tar.zst yuzu-16f39aa452baee9048b24545392455c1af0e873f.zip | |
Diffstat (limited to '')
| -rw-r--r-- | src/common/x64/emitter.cpp | 1 | ||||
| -rw-r--r-- | src/common/x64/emitter.h | 1 |
2 files changed, 2 insertions, 0 deletions
diff --git a/src/common/x64/emitter.cpp b/src/common/x64/emitter.cpp index 749a75b72..939df210e 100644 --- a/src/common/x64/emitter.cpp +++ b/src/common/x64/emitter.cpp @@ -1535,6 +1535,7 @@ void XEmitter::MAXSS(X64Reg regOp, const OpArg& arg) {WriteSSEOp(0xF3, sseMAX, void XEmitter::MAXSD(X64Reg regOp, const OpArg& arg) {WriteSSEOp(0xF2, sseMAX, regOp, arg);} void XEmitter::SQRTSS(X64Reg regOp, const OpArg& arg) {WriteSSEOp(0xF3, sseSQRT, regOp, arg);} void XEmitter::SQRTSD(X64Reg regOp, const OpArg& arg) {WriteSSEOp(0xF2, sseSQRT, regOp, arg);} +void XEmitter::RCPSS(X64Reg regOp, const OpArg& arg) {WriteSSEOp(0xF3, sseRCP, regOp, arg);} void XEmitter::RSQRTSS(X64Reg regOp, const OpArg& arg) {WriteSSEOp(0xF3, sseRSQRT, regOp, arg);} void XEmitter::ADDPS(X64Reg regOp, const OpArg& arg) {WriteSSEOp(0x00, sseADD, regOp, arg);} diff --git a/src/common/x64/emitter.h b/src/common/x64/emitter.h index 3d6eeb564..a49cd2cf1 100644 --- a/src/common/x64/emitter.h +++ b/src/common/x64/emitter.h @@ -586,6 +586,7 @@ public: void MAXSD(X64Reg regOp, const OpArg& arg); void SQRTSS(X64Reg regOp, const OpArg& arg); void SQRTSD(X64Reg regOp, const OpArg& arg); + void RCPSS(X64Reg regOp, const OpArg& arg); void RSQRTSS(X64Reg regOp, const OpArg& arg); // SSE/SSE2: Floating point bitwise (yes) |