diff options
author | ameerj <52414509+ameerj@users.noreply.github.com> | 2021-03-02 07:05:57 +0100 |
---|---|---|
committer | ameerj <52414509+ameerj@users.noreply.github.com> | 2021-07-23 03:51:23 +0200 |
commit | ce9b116cfe4fcd96df889ed8997c93c6cd2a502c (patch) | |
tree | 31cdc1ac9a6c507b4952dc57fced81cdb5d3f7e4 /src/shader_recompiler/frontend/maxwell/translate/impl/integer_compare_and_set.cpp | |
parent | shader: Implement FLO (diff) | |
download | yuzu-ce9b116cfe4fcd96df889ed8997c93c6cd2a502c.tar yuzu-ce9b116cfe4fcd96df889ed8997c93c6cd2a502c.tar.gz yuzu-ce9b116cfe4fcd96df889ed8997c93c6cd2a502c.tar.bz2 yuzu-ce9b116cfe4fcd96df889ed8997c93c6cd2a502c.tar.lz yuzu-ce9b116cfe4fcd96df889ed8997c93c6cd2a502c.tar.xz yuzu-ce9b116cfe4fcd96df889ed8997c93c6cd2a502c.tar.zst yuzu-ce9b116cfe4fcd96df889ed8997c93c6cd2a502c.zip |
Diffstat (limited to '')
-rw-r--r-- | src/shader_recompiler/frontend/maxwell/translate/impl/integer_compare_and_set.cpp | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/src/shader_recompiler/frontend/maxwell/translate/impl/integer_compare_and_set.cpp b/src/shader_recompiler/frontend/maxwell/translate/impl/integer_compare_and_set.cpp index b6a7b593d..914af010f 100644 --- a/src/shader_recompiler/frontend/maxwell/translate/impl/integer_compare_and_set.cpp +++ b/src/shader_recompiler/frontend/maxwell/translate/impl/integer_compare_and_set.cpp @@ -20,7 +20,7 @@ void ISET(TranslatorVisitor& v, u64 insn, const IR::U32& src_a) { BitField<44, 1, u64> bf; BitField<45, 2, BooleanOp> bop; BitField<48, 1, u64> is_signed; - BitField<49, 3, ComparisonOp> compare_op; + BitField<49, 3, CompareOp> compare_op; } const iset{insn}; if (iset.x != 0) { @@ -33,8 +33,8 @@ void ISET(TranslatorVisitor& v, u64 insn, const IR::U32& src_a) { if (iset.neg_pred != 0) { pred = v.ir.LogicalNot(pred); } - const IR::U1 cmp_result{IntegerCompare(v, src_reg, src_a, iset.compare_op, is_signed)}; - const IR::U1 bop_result{PredicateCombine(v, cmp_result, pred, iset.bop)}; + const IR::U1 cmp_result{IntegerCompare(v.ir, src_reg, src_a, iset.compare_op, is_signed)}; + const IR::U1 bop_result{PredicateCombine(v.ir, cmp_result, pred, iset.bop)}; const IR::U32 one_mask{v.ir.Imm32(-1)}; const IR::U32 fp_one{v.ir.Imm32(0x3f800000)}; |