Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | externals: Update dynarmic. | Markus Wick | 2021-05-29 | 1 | -3/+3 |
| | | | | The new version supports fastmem on a64. | ||||
* | core/arm_interface: Call SVC after end of dynarmic block. | Markus Wick | 2021-05-27 | 1 | -1/+6 |
| | | | | | | So we can modify all of dynarmic states within SVC without ExceptionalExit. Especially as the ExceptionalExit hack is dropped on upstream dynarmic. | ||||
* | core/arm: Drop ChangeProcessorID. | Markus Wick | 2021-05-26 | 1 | -1/+0 |
| | | | | | | This code was used to switch the CPU ID on thread switches. However since "hle: kernel: multicore: Replace n-JITs impl. with 4 JITs.", the CPU ID is not a constant. This has been dead code since this rewrite, and dropped in dynarmic as well. So there is no need to keep it. | ||||
* | service: Resolve cases of member field shadowing | Lioncash | 2021-05-04 | 1 | -2/+2 |
| | | | | | Now all that remains is for kernel code to be 'shadow-free' and then -Wshadow can be turned into an error. | ||||
* | arm_dynarmic: Always have a 'valid' jit instance | MerryMage | 2021-03-24 | 1 | -3/+2 |
| | |||||
* | arm_dynarmic_32: Print out CPSR.T on exception | MerryMage | 2021-02-01 | 1 | -0/+4 |
| | |||||
* | core: arm: Implement InvalidateCacheRange for CPU cache invalidation. | bunnei | 2020-11-29 | 1 | -0/+1 |
| | |||||
* | hle: kernel: multicore: Replace n-JITs impl. with 4 JITs. | bunnei | 2020-11-29 | 1 | -0/+1 |
| | |||||
* | Revert "core: Fix clang build" | bunnei | 2020-10-21 | 1 | -4/+4 |
| | |||||
* | core: Fix clang build | Lioncash | 2020-10-18 | 1 | -4/+4 |
| | | | | | | | Recent changes to the build system that made more warnings be flagged as errors caused building via clang to break. Fixes #4795 | ||||
* | Core/Common: Address Feedback. | Fernando Sahmkow | 2020-06-28 | 1 | -1/+1 |
| | |||||
* | ARM: Update Dynarmic and Setup A32 according to latest interface. | Fernando Sahmkow | 2020-06-27 | 1 | -1/+1 |
| | |||||
* | SingleCore: Use Cycle Timing instead of Host Timing. | Fernando Sahmkow | 2020-06-27 | 1 | -1/+1 |
| | |||||
* | General: Move ARM_Interface into Threads. | Fernando Sahmkow | 2020-06-27 | 1 | -0/+1 |
| | |||||
* | Core: Refactor ARM Interface. | Fernando Sahmkow | 2020-06-27 | 1 | -1/+1 |
| | |||||
* | General: Recover Prometheus project from harddrive failure | Fernando Sahmkow | 2020-06-27 | 1 | -1/+3 |
| | | | | | | | This commit: Implements CPU Interrupts, Replaces Cycle Timing for Host Timing, Reworks the Kernel's Scheduler, Introduce Idle State and Suspended State, Recreates the bootmanager, Initializes Multicore system. | ||||
* | arm_dynarmic_cp15: Update CP15 | MerryMage | 2020-06-17 | 1 | -1/+4 |
| | |||||
* | core: memory: Move to Core::Memory namespace. | bunnei | 2020-04-17 | 1 | -1/+1 |
| | | | | - helpful to disambiguate Kernel::Memory namespace. | ||||
* | core: Implement separate A32/A64 ARM interfaces. | bunnei | 2020-03-03 | 1 | -0/+77 |