summaryrefslogtreecommitdiffstats
path: root/src/core/arm/interpreter/arm_interpreter.cpp (unfollow)
Commit message (Expand)AuthorFilesLines
2014-12-26ARM: Add a mechanism for faking CPU time elapsed during HLE.bunnei1-46/+5
2014-12-21License changepurpasmart961-1/+1
2014-11-19Remove trailing spaces in every file but the ones imported from SkyEye, AOSP or generatedEmmanuel Gil Peyrot1-2/+2
2014-10-25ARM: Removed unnecessary and unused SkyEye MMU code.bunnei1-1/+0
2014-10-25ARM: Reorganized file structure to move shared SkyEye code to a more common area.bunnei1-2/+2
2014-08-31Threading: Fix thread starting to execute first instruction correctly.bunnei1-1/+1
2014-08-28Threading: Fix thread starting to execute first instruction correctly.bunnei1-1/+1
2014-07-24ARM: Synchronize Citra's SkyEye core with 3dmoo's.bunnei1-1/+5
2014-06-05arm: fixed a bug where ARM_Interpreter::ExecuteInstructions was actually executing one more instruction than expectedbunnei1-1/+1
2014-06-05arm: fixed bug in how thread context switch occurs with SkyEyebunnei1-2/+5
2014-06-02arm: added option to prepare CPU core (while mid-instruction) for thread reschedulebunnei1-0/+5
2014-05-23arm_interpreter: fixed load context to currently resume a threadbunnei1-1/+4
2014-05-21ARM_Interpreter/ARM_Interface: Fixed member variable naming to be consistent with style guidebunnei1-39/+39
2014-05-21ARM_Interface: added SaveContext and LoadContext functions for HLE thread switchingbunnei1-0/+36
2014-05-17updated how we call ARM core to make things much fasterbunnei1-12/+7
2014-05-16fixed include pathbunnei1-1/+1
2014-05-12added option to set CPSR register to arm_interfacebunnei1-0/+8
2014-04-11cleaned up arm_interface, added a setter to set registers for use with HLE return valuesbunnei1-4/+35
2014-04-09fixed licensing and updated code style naming for arm_interface/arm_interpreter frontend modulebunnei1-55/+38
2014-04-09got rid of 'src' folders in each sub-projectbunnei1-0/+0
2014-04-05added initial support for hw.cpp modulebunnei1-22/+22
2014-04-05- added an interface layer for ARM coresbunnei1-0/+86
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-28 19:28:28 +0200