| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | maxwell_3d: Add some format decodings and string helper functions. | bunnei | 2018-03-23 | 1 | -3/+107 |
| | | |||||
| * | GPU: Added vertex attribute format registers. | Subv | 2018-03-21 | 1 | -1/+14 |
| | | |||||
| * | GPU: Added registers for the number of vertices to render. | Subv | 2018-03-21 | 1 | -2/+13 |
| | | |||||
| * | Merge pull request #253 from Subv/rt_depth | Mat M | 2018-03-20 | 1 | -1/+48 |
| |\ | | | | | GPU: Added registers for color and Z buffers. | ||||
| | * | GPU: Added Z buffer registers to Maxwell3D's reg structure. | Subv | 2018-03-19 | 1 | -1/+17 |
| | | | |||||
| | * | GPU: Added the render target (RT) registers to Maxwell3D's reg structure. | Subv | 2018-03-19 | 1 | -1/+32 |
| | | | |||||
| * | | Clang Fixes | N00byKing | 2018-03-19 | 1 | -1/+2 |
| | | | |||||
| * | | Clean Warnings (?) | N00byKing | 2018-03-19 | 1 | -1/+1 |
| |/ | |||||
| * | GPU: Added the TSC registers to the Maxwell3D register structure. | Subv | 2018-03-19 | 1 | -1/+15 |
| | | |||||
| * | GPU: Added the TIC registers to the Maxwell3D register structure. | Subv | 2018-03-19 | 1 | -1/+16 |
| | | |||||
| * | GPU: Implement macro 0xE1A BindTextureInfoBuffer in HLE. | Subv | 2018-03-19 | 2 | -1/+29 |
| | | | | | This macro simply sets the current CB_ADDRESS to the texture buffer address for the input shader stage. | ||||
| * | GPU: Implement the BindStorageBuffer macro method in HLE. | Subv | 2018-03-18 | 2 | -1/+36 |
| | | | | | | | This macro binds the SSBO Info Buffer as the current ConstBuffer. This buffer is usually bound to c0 during shader execution. Games seem to use this macro instead of directly writing the address for some reason. | ||||
| * | GPU: Handle writes to the CB_DATA method. | Subv | 2018-03-18 | 2 | -0/+39 |
| | | | | | | | Writing to this method will cause the written value to be stored in the currently-set ConstBuffer plus CB_POS. This method is usually used to upload uniforms or other shader-visible data. | ||||
| * | GPU: Store uploaded GPU macros and keep track of the number of method parameters. | Subv | 2018-03-18 | 2 | -11/+24 |
| | | |||||
| * | GPU: Macros are specific to the Maxwell3D engine, so handle them internally. | Subv | 2018-03-18 | 6 | -31/+55 |
| | | |||||
| * | GPU: Renamed ShaderType to ShaderStage as that is less confusing. | Subv | 2018-03-18 | 2 | -19/+19 |
| | | |||||
| * | GPU: Store shader constbuffer bindings in the GPU state. | Subv | 2018-03-18 | 2 | -5/+61 |
| | | |||||
| * | GPU: Corrected some register offsets and removed superfluous macro registers. | Subv | 2018-03-18 | 1 | -9/+3 |
| | | |||||
| * | GPU: Make the SetShader macro call do the same as the real macro's code. | Subv | 2018-03-18 | 2 | -3/+44 |
| | | | | | | | It'll now set the CB_SIZE, CB_ADDRESS and CB_BIND registers when it's called. Presumably this SetShader function is binding the constant shader uniforms to buffer 1 (c1[]). | ||||
| * | GPU: Corrected the parameter documentation for the SetShader macro call. | Subv | 2018-03-17 | 2 | -11/+12 |
| | | | | | | | Register 0xE24 is actually a macro that sets some shader parameters in the register structure. Macros are uploaded to the GPU at startup and have their own ISA, we'll probably write an interpreter for this in the future. | ||||
| * | Merge pull request #242 from Subv/set_shader | bunnei | 2018-03-17 | 2 | -4/+38 |
| |\ | | | | | GPU: Handle the SetShader method call (0xE24) and store the shader config. | ||||
| | * | GPU: Handle the SetShader method call (0xE24) and store the shader config. | Subv | 2018-03-17 | 2 | -4/+38 |
| | | | |||||
| * | | GPU: Added the vertex array registers. | Subv | 2018-03-17 | 1 | -2/+33 |
| |/ | |||||
| * | Merge pull request #241 from Subv/gpu_method_call | bunnei | 2018-03-17 | 6 | -1/+56 |
| |\ | | | | | GPU: Process command mode 5 (IncreaseOnce) differently from other commands | ||||
| | * | GPU: Process command mode 5 (IncreaseOnce) differently from other commands. | Subv | 2018-03-17 | 6 | -1/+56 |
| | | | | | | | | | | | | | Accumulate all arguments before calling the desired method. Note: Maybe we should do the same for the NonIncreasing mode? | ||||
| * | | GPU: Assert that we get a 0 CODE_ADDRESS register in the 3D engine. | Subv | 2018-03-17 | 1 | -0/+8 |
| | | | | | | | | | Shader address calculation depends on this value to some extent, we do not currently know what it being 0 entails. | ||||
| * | | GPU: Added Maxwell registers for Shader Program control. | Subv | 2018-03-17 | 1 | -2/+55 |
| |/ | |||||
| * | GPU: Intercept writes to the VERTEX_END_GL register. | Subv | 2018-03-05 | 2 | -1/+18 |
| | | | | | | | This is the register that gets written after a game calls DrawArrays(). We should collect all GPU state and draw using our graphics API here. | ||||
| * | maxwell_3d: Make constructor explicit | Lioncash | 2018-02-14 | 1 | -1/+1 |
| | | |||||
| * | GPU: Partially implemented the QUERY_* registers in the Maxwell3D engine. | Subv | 2018-02-12 | 2 | -2/+94 |
| | | | | | Only QueryMode::Write is supported at the moment. | ||||
| * | Make a GPU class in VideoCore to contain the GPU state. | Subv | 2018-02-12 | 6 | -18/+24 |
| | | | | | Also moved the GPU MemoryManager class to video_core since it makes more sense for it to be there. | ||||
| * | GPU: Added a command processor to decode the GPU pushbuffers and forward the commands to their respective engines. | Subv | 2018-02-12 | 6 | -0/+99 |
 |
index : anonymous/yuzu | |
| yuzu is the world's most popular, open-source, Nintendo Switch emulator — started by the creators of Citra. It is written in C++ with portability in mind, | mirror |
| summaryrefslogtreecommitdiffstats |