diff options
| author | ameerj <52414509+ameerj@users.noreply.github.com> | 2021-03-08 04:01:22 +0100 |
|---|---|---|
| committer | ameerj <52414509+ameerj@users.noreply.github.com> | 2021-07-23 03:51:23 +0200 |
| commit | 7d6ba5b9840a4ba00a9b0f207c1c119d60dcf8b7 (patch) | |
| tree | d2e7976c767b5b292f0a0318783869045ff0fda6 /src/shader_recompiler/frontend/ir | |
| parent | shader: Implement SHF (diff) | |
| download | yuzu-7d6ba5b9840a4ba00a9b0f207c1c119d60dcf8b7.tar yuzu-7d6ba5b9840a4ba00a9b0f207c1c119d60dcf8b7.tar.gz yuzu-7d6ba5b9840a4ba00a9b0f207c1c119d60dcf8b7.tar.bz2 yuzu-7d6ba5b9840a4ba00a9b0f207c1c119d60dcf8b7.tar.lz yuzu-7d6ba5b9840a4ba00a9b0f207c1c119d60dcf8b7.tar.xz yuzu-7d6ba5b9840a4ba00a9b0f207c1c119d60dcf8b7.tar.zst yuzu-7d6ba5b9840a4ba00a9b0f207c1c119d60dcf8b7.zip | |
Diffstat (limited to 'src/shader_recompiler/frontend/ir')
| -rw-r--r-- | src/shader_recompiler/frontend/ir/ir_emitter.cpp | 2 | ||||
| -rw-r--r-- | src/shader_recompiler/frontend/ir/opcodes.inc | 1 |
2 files changed, 3 insertions, 0 deletions
diff --git a/src/shader_recompiler/frontend/ir/ir_emitter.cpp b/src/shader_recompiler/frontend/ir/ir_emitter.cpp index 1659b7f3b..f38b46bac 100644 --- a/src/shader_recompiler/frontend/ir/ir_emitter.cpp +++ b/src/shader_recompiler/frontend/ir/ir_emitter.cpp @@ -412,6 +412,8 @@ Value IREmitter::Select(const U1& condition, const Value& true_value, const Valu throw InvalidArgument("Mismatching types {} and {}", true_value.Type(), false_value.Type()); } switch (true_value.Type()) { + case Type::U1: + return Inst(Opcode::SelectU1, condition, true_value, false_value); case Type::U8: return Inst(Opcode::SelectU8, condition, true_value, false_value); case Type::U16: diff --git a/src/shader_recompiler/frontend/ir/opcodes.inc b/src/shader_recompiler/frontend/ir/opcodes.inc index 75f09ebfc..c4e72c84d 100644 --- a/src/shader_recompiler/frontend/ir/opcodes.inc +++ b/src/shader_recompiler/frontend/ir/opcodes.inc @@ -115,6 +115,7 @@ OPCODE(CompositeInsertF64x3, F64x3, F64x OPCODE(CompositeInsertF64x4, F64x4, F64x4, F64, U32, ) // Select operations +OPCODE(SelectU1, U1, U1, U1, U1, ) OPCODE(SelectU8, U8, U1, U8, U8, ) OPCODE(SelectU16, U16, U1, U16, U16, ) OPCODE(SelectU32, U32, U1, U32, U32, ) |