summaryrefslogtreecommitdiffstats
path: root/src/shader_recompiler/frontend/maxwell
diff options
context:
space:
mode:
authorameerj <52414509+ameerj@users.noreply.github.com>2021-06-22 03:07:52 +0200
committerameerj <52414509+ameerj@users.noreply.github.com>2021-07-23 03:51:39 +0200
commita7536825dfd3a424ff709995653da4da0ce6dea6 (patch)
treeb72b1053b949380c5a509b7ccc02cdc0c572c1d0 /src/shader_recompiler/frontend/maxwell
parentshader: Move loop safety tests to code emission (diff)
downloadyuzu-a7536825dfd3a424ff709995653da4da0ce6dea6.tar
yuzu-a7536825dfd3a424ff709995653da4da0ce6dea6.tar.gz
yuzu-a7536825dfd3a424ff709995653da4da0ce6dea6.tar.bz2
yuzu-a7536825dfd3a424ff709995653da4da0ce6dea6.tar.lz
yuzu-a7536825dfd3a424ff709995653da4da0ce6dea6.tar.xz
yuzu-a7536825dfd3a424ff709995653da4da0ce6dea6.tar.zst
yuzu-a7536825dfd3a424ff709995653da4da0ce6dea6.zip
Diffstat (limited to 'src/shader_recompiler/frontend/maxwell')
-rw-r--r--src/shader_recompiler/frontend/maxwell/translate/impl/integer_add_three_input.cpp27
1 files changed, 13 insertions, 14 deletions
diff --git a/src/shader_recompiler/frontend/maxwell/translate/impl/integer_add_three_input.cpp b/src/shader_recompiler/frontend/maxwell/translate/impl/integer_add_three_input.cpp
index 259a6e6ac..33e2a51ae 100644
--- a/src/shader_recompiler/frontend/maxwell/translate/impl/integer_add_three_input.cpp
+++ b/src/shader_recompiler/frontend/maxwell/translate/impl/integer_add_three_input.cpp
@@ -42,14 +42,10 @@ enum class Half : u64 {
}
}
-void IADD3(TranslatorVisitor& v, u64 insn, IR::U32 op_b, IR::U32 op_c) {
+void IADD3(TranslatorVisitor& v, u64 insn, IR::U32 op_a, IR::U32 op_b, IR::U32 op_c) {
union {
u64 insn;
BitField<0, 8, IR::Reg> dest_reg;
- BitField<8, 8, IR::Reg> src_a;
- BitField<31, 2, Half> half_c;
- BitField<33, 2, Half> half_b;
- BitField<35, 2, Half> half_a;
BitField<37, 2, Shift> shift;
BitField<47, 1, u64> cc;
BitField<48, 1, u64> x;
@@ -58,11 +54,6 @@ void IADD3(TranslatorVisitor& v, u64 insn, IR::U32 op_b, IR::U32 op_c) {
BitField<51, 1, u64> neg_a;
} iadd3{insn};
- IR::U32 op_a{v.X(iadd3.src_a)};
- op_a = IntegerHalf(v.ir, op_a, iadd3.half_a);
- op_b = IntegerHalf(v.ir, op_b, iadd3.half_b);
- op_c = IntegerHalf(v.ir, op_c, iadd3.half_c);
-
if (iadd3.neg_a != 0) {
op_a = v.ir.INeg(op_a);
}
@@ -72,7 +63,6 @@ void IADD3(TranslatorVisitor& v, u64 insn, IR::U32 op_b, IR::U32 op_c) {
if (iadd3.neg_c != 0) {
op_c = v.ir.INeg(op_c);
}
-
IR::U32 lhs_1{v.ir.IAdd(op_a, op_b)};
if (iadd3.x != 0) {
const IR::U32 carry{v.ir.Select(v.ir.GetCFlag(), v.ir.Imm32(1), v.ir.Imm32(0))};
@@ -97,15 +87,24 @@ void IADD3(TranslatorVisitor& v, u64 insn, IR::U32 op_b, IR::U32 op_c) {
} // Anonymous namespace
void TranslatorVisitor::IADD3_reg(u64 insn) {
- IADD3(*this, insn, GetReg20(insn), GetReg39(insn));
+ union {
+ u64 insn;
+ BitField<35, 2, Half> half_a;
+ BitField<31, 2, Half> half_c;
+ BitField<33, 2, Half> half_b;
+ } iadd3{insn};
+ const auto op_a{IntegerHalf(ir, GetReg8(insn), iadd3.half_a)};
+ const auto op_b{IntegerHalf(ir, GetReg20(insn), iadd3.half_b)};
+ const auto op_c{IntegerHalf(ir, GetReg39(insn), iadd3.half_c)};
+ IADD3(*this, insn, op_a, op_b, op_c);
}
void TranslatorVisitor::IADD3_cbuf(u64 insn) {
- IADD3(*this, insn, GetCbuf(insn), GetReg39(insn));
+ IADD3(*this, insn, GetReg8(insn), GetCbuf(insn), GetReg39(insn));
}
void TranslatorVisitor::IADD3_imm(u64 insn) {
- IADD3(*this, insn, GetImm20(insn), GetReg39(insn));
+ IADD3(*this, insn, GetReg8(insn), GetImm20(insn), GetReg39(insn));
}
} // namespace Shader::Maxwell