blob: 7046a8326e87554594830cdad0ca1683b709dc73 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
|
#ifndef _CpuInt_c_h
#define _CpuInt_c_h
#define ChipType (228)
#define WaferRevision (1)
#define nQuickTickerThreads (4)
struct InterruptREC
{
IBOOL Activity;
IBOOL Reset;
IBOOL PoolsGettingTooBig;
IBOOL Hardware;
IBOOL Interval;
IBOOL AsynchIO;
IBOOL QuickTickerScan;
IBOOL SRCI;
IBOOL Disabled;
};
struct QuickTickerThreadREC
{
IBOOL Activity;
IUH triggerPoint;
IUH elapsed;
};
struct QuickTickerREC
{
IUH triggerPoint;
IUH elapsed;
IUH perTickDelta;
IUH averageRate;
IUH averageError;
struct QuickTickerThreadREC *threads;
};
enum CPU_INT_TYPE
{
CPU_HW_RESET = 0,
CPU_TIMER_TICK = 1,
CPU_HW_INT = 2,
CPU_SAD_INT = 3,
CPU_SIGIO_EVENT = 4,
CPU_NPX_INT = 5
};
#endif /* ! _CpuInt_c_h */
|
