blob: b70c14339937f86b89e1a31ccc24ec019178ee48 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
|
#ifndef MONITOR
#ifdef A3CPU
#include <nt.h>
#include <ntrtl.h>
#include <nturtl.h>
#include <windows.h>
#include "insignia.h"
#include "host_def.h"
#include "xt.h"
#include "ica.h"
void npx_interrupt_line_waggled()
{
ica_hw_interrupt(1, 5, 1);
}
// MIPS interface from CPU cacheflush request
void cacheflush(long base_addr, long length)
{
// should check return, but what is correct action (Exit??) if failure?
NtFlushInstructionCache(GetCurrentProcess(), (PVOID) base_addr, length);
}
void host_sigio_event()
{
}
#endif /* A3CPU */
#endif /* ! MONITOR */
|
