diff options
| author | ReinUsesLisp <reinuseslisp@airmail.cc> | 2021-06-22 23:28:21 +0200 |
|---|---|---|
| committer | ameerj <52414509+ameerj@users.noreply.github.com> | 2021-07-23 03:51:39 +0200 |
| commit | 4397053d5c848deae00d6599f91b1e5c137a9639 (patch) | |
| tree | 65c858cc489eb5e30eecb14a6222e512ace5e4d8 /src/shader_recompiler/backend/spirv | |
| parent | glsl: Fix IADD CC (diff) | |
| download | yuzu-4397053d5c848deae00d6599f91b1e5c137a9639.tar yuzu-4397053d5c848deae00d6599f91b1e5c137a9639.tar.gz yuzu-4397053d5c848deae00d6599f91b1e5c137a9639.tar.bz2 yuzu-4397053d5c848deae00d6599f91b1e5c137a9639.tar.lz yuzu-4397053d5c848deae00d6599f91b1e5c137a9639.tar.xz yuzu-4397053d5c848deae00d6599f91b1e5c137a9639.tar.zst yuzu-4397053d5c848deae00d6599f91b1e5c137a9639.zip | |
Diffstat (limited to 'src/shader_recompiler/backend/spirv')
| -rw-r--r-- | src/shader_recompiler/backend/spirv/emit_spirv_instructions.h | 1 | ||||
| -rw-r--r-- | src/shader_recompiler/backend/spirv/emit_spirv_integer.cpp | 4 |
2 files changed, 0 insertions, 5 deletions
diff --git a/src/shader_recompiler/backend/spirv/emit_spirv_instructions.h b/src/shader_recompiler/backend/spirv/emit_spirv_instructions.h index 1181e7b4f..f99c02848 100644 --- a/src/shader_recompiler/backend/spirv/emit_spirv_instructions.h +++ b/src/shader_recompiler/backend/spirv/emit_spirv_instructions.h @@ -284,7 +284,6 @@ Id EmitIMul32(EmitContext& ctx, Id a, Id b); Id EmitINeg32(EmitContext& ctx, Id value); Id EmitINeg64(EmitContext& ctx, Id value); Id EmitIAbs32(EmitContext& ctx, Id value); -Id EmitIAbs64(EmitContext& ctx, Id value); Id EmitShiftLeftLogical32(EmitContext& ctx, Id base, Id shift); Id EmitShiftLeftLogical64(EmitContext& ctx, Id base, Id shift); Id EmitShiftRightLogical32(EmitContext& ctx, Id base, Id shift); diff --git a/src/shader_recompiler/backend/spirv/emit_spirv_integer.cpp b/src/shader_recompiler/backend/spirv/emit_spirv_integer.cpp index 06ab23b1d..3501d7495 100644 --- a/src/shader_recompiler/backend/spirv/emit_spirv_integer.cpp +++ b/src/shader_recompiler/backend/spirv/emit_spirv_integer.cpp @@ -84,10 +84,6 @@ Id EmitIAbs32(EmitContext& ctx, Id value) { return ctx.OpSAbs(ctx.U32[1], value); } -Id EmitIAbs64(EmitContext& ctx, Id value) { - return ctx.OpSAbs(ctx.U64, value); -} - Id EmitShiftLeftLogical32(EmitContext& ctx, Id base, Id shift) { return ctx.OpShiftLeftLogical(ctx.U32[1], base, shift); } |