summaryrefslogtreecommitdiffstats
path: root/src/video_core/engines
diff options
context:
space:
mode:
authorbunnei <bunneidev@gmail.com>2018-06-29 20:07:28 +0200
committerGitHub <noreply@github.com>2018-06-29 20:07:28 +0200
commit50ef2beb5850362dda9c1d50531475f0c5b6e8df (patch)
treeea63b3666a58af16fe7985c28fccc7890c45f951 /src/video_core/engines
parentMerge pull request #588 from mailwl/hwopus (diff)
parentgl_rasterizer_cache: Only dereference color_surface/depth_surface if valid. (diff)
downloadyuzu-50ef2beb5850362dda9c1d50531475f0c5b6e8df.tar
yuzu-50ef2beb5850362dda9c1d50531475f0c5b6e8df.tar.gz
yuzu-50ef2beb5850362dda9c1d50531475f0c5b6e8df.tar.bz2
yuzu-50ef2beb5850362dda9c1d50531475f0c5b6e8df.tar.lz
yuzu-50ef2beb5850362dda9c1d50531475f0c5b6e8df.tar.xz
yuzu-50ef2beb5850362dda9c1d50531475f0c5b6e8df.tar.zst
yuzu-50ef2beb5850362dda9c1d50531475f0c5b6e8df.zip
Diffstat (limited to 'src/video_core/engines')
-rw-r--r--src/video_core/engines/maxwell_3d.h36
1 files changed, 19 insertions, 17 deletions
diff --git a/src/video_core/engines/maxwell_3d.h b/src/video_core/engines/maxwell_3d.h
index 2dc251205..180be4ff4 100644
--- a/src/video_core/engines/maxwell_3d.h
+++ b/src/video_core/engines/maxwell_3d.h
@@ -321,6 +321,24 @@ public:
INSERT_PADDING_WORDS(1);
};
+ struct RenderTargetConfig {
+ u32 address_high;
+ u32 address_low;
+ u32 width;
+ u32 height;
+ Tegra::RenderTargetFormat format;
+ u32 block_dimensions;
+ u32 array_mode;
+ u32 layer_stride;
+ u32 base_layer;
+ INSERT_PADDING_WORDS(7);
+
+ GPUVAddr Address() const {
+ return static_cast<GPUVAddr>((static_cast<GPUVAddr>(address_high) << 32) |
+ address_low);
+ }
+ };
+
union {
struct {
INSERT_PADDING_WORDS(0x45);
@@ -333,23 +351,7 @@ public:
INSERT_PADDING_WORDS(0x1B8);
- struct {
- u32 address_high;
- u32 address_low;
- u32 width;
- u32 height;
- Tegra::RenderTargetFormat format;
- u32 block_dimensions;
- u32 array_mode;
- u32 layer_stride;
- u32 base_layer;
- INSERT_PADDING_WORDS(7);
-
- GPUVAddr Address() const {
- return static_cast<GPUVAddr>((static_cast<GPUVAddr>(address_high) << 32) |
- address_low);
- }
- } rt[NumRenderTargets];
+ RenderTargetConfig rt[NumRenderTargets];
struct {
f32 scale_x;