diff options
author | ReinUsesLisp <reinuseslisp@airmail.cc> | 2018-12-27 20:50:36 +0100 |
---|---|---|
committer | ReinUsesLisp <reinuseslisp@airmail.cc> | 2019-01-15 21:54:53 +0100 |
commit | 2d6c064e66bac4cb871aa26a12066441a8852008 (patch) | |
tree | 52baf7c971830bbe9cb5c8631235f1ebcda95d30 /src/video_core/shader/shader_ir.cpp | |
parent | shader_ir: Remove composite primitives and use temporals instead (diff) | |
download | yuzu-2d6c064e66bac4cb871aa26a12066441a8852008.tar yuzu-2d6c064e66bac4cb871aa26a12066441a8852008.tar.gz yuzu-2d6c064e66bac4cb871aa26a12066441a8852008.tar.bz2 yuzu-2d6c064e66bac4cb871aa26a12066441a8852008.tar.lz yuzu-2d6c064e66bac4cb871aa26a12066441a8852008.tar.xz yuzu-2d6c064e66bac4cb871aa26a12066441a8852008.tar.zst yuzu-2d6c064e66bac4cb871aa26a12066441a8852008.zip |
Diffstat (limited to 'src/video_core/shader/shader_ir.cpp')
-rw-r--r-- | src/video_core/shader/shader_ir.cpp | 19 |
1 files changed, 19 insertions, 0 deletions
diff --git a/src/video_core/shader/shader_ir.cpp b/src/video_core/shader/shader_ir.cpp index 4474af7c4..d7747103e 100644 --- a/src/video_core/shader/shader_ir.cpp +++ b/src/video_core/shader/shader_ir.cpp @@ -7,6 +7,7 @@ #include "common/assert.h" #include "common/common_types.h" +#include "common/logging/log.h" #include "video_core/engines/shader_bytecode.h" #include "video_core/shader/shader_ir.h" @@ -356,6 +357,24 @@ void ShaderIR::SetTemporal(BasicBlock& bb, u32 id, Node value) { SetRegister(bb, Register::ZeroIndex + 1 + id, value); } +void ShaderIR::SetInternalFlagsFromFloat(BasicBlock& bb, Node value, bool sets_cc) { + if (!sets_cc) { + return; + } + const Node zerop = Operation(OperationCode::LogicalFEqual, value, Immediate(0.0f)); + SetInternalFlag(bb, InternalFlag::Zero, zerop); + LOG_WARNING(HW_GPU, "Condition codes implementation is incomplete"); +} + +void ShaderIR::SetInternalFlagsFromInteger(BasicBlock& bb, Node value, bool sets_cc) { + if (!sets_cc) { + return; + } + const Node zerop = Operation(OperationCode::LogicalIEqual, value, Immediate(0)); + SetInternalFlag(bb, InternalFlag::Zero, zerop); + LOG_WARNING(HW_GPU, "Condition codes implementation is incomplete"); +} + Node ShaderIR::BitfieldExtract(Node value, u32 offset, u32 bits) { return Operation(OperationCode::UBitfieldExtract, NO_PRECISE, value, Immediate(offset), Immediate(bits)); |