summaryrefslogtreecommitdiffstats
path: root/src/shader_recompiler/backend/spirv/emit_spirv.h (follow)
Commit message (Collapse)AuthorAgeFilesLines
* shader: Split profile and runtime information in separate structsReinUsesLisp2021-07-231-3/+3
|
* Move SPIR-V emission functions to their own headerReinUsesLisp2021-07-231-564/+7
|
* shader: Implement Int32 SUATOM/SUREDameerj2021-07-231-0/+44
|
* spirv: Support OpenGL uniform buffers and change bindingsReinUsesLisp2021-07-231-1/+1
|
* shader: Implement VertexA stageFernandoS272021-07-231-0/+1
|
* shader: Move microinstruction header to the value headerReinUsesLisp2021-07-231-1/+0
|
* shader: Add NVN storage buffer fallbacksReinUsesLisp2021-07-231-8/+8
| | | | | | | When we can't track the SSBO origin of a global memory instruction, leave it as a global memory operation and assume these pointers are in the NVN storage buffer slots, then apply a linear search in the shader's runtime.
* shader: Add coarse derivativesFernandoS272021-07-231-0/+4
|
* shader: Implement fine derivates constant propagationFernandoS272021-07-231-0/+4
|
* shader: Implement SR_Y_DIRECTIONFernandoS272021-07-231-0/+1
|
* shader: Fix memory barriersReinUsesLisp2021-07-231-3/+2
|
* spirv: Use ConstOffset instead of Offset when possibleReinUsesLisp2021-07-231-4/+4
|
* shader: Implement SampleMaskReinUsesLisp2021-07-231-0/+1
|
* shader: Implement PIXLD.MY_INDEXReinUsesLisp2021-07-231-0/+1
|
* shader: Implement tessellation shaders, polygon mode and invocation idReinUsesLisp2021-07-231-0/+3
|
* spirv: Rework storage buffers and shader memoryReinUsesLisp2021-07-231-8/+12
|
* shader: Implement geometry shadersReinUsesLisp2021-07-231-6/+6
|
* shader: Implement OUTReinUsesLisp2021-07-231-0/+2
|
* shader: Implement LOP CCReinUsesLisp2021-07-231-3/+3
|
* shader: Implement SR_THREAD_KILLReinUsesLisp2021-07-231-0/+1
|
* shader: Implement ATOM/S and REDameerj2021-07-231-0/+95
|
* shader: Move LaneId to the warp emission file and fix AMDReinUsesLisp2021-07-231-1/+1
|
* shader: Implement SULD and SUSTReinUsesLisp2021-07-231-0/+6
|
* shader: Implement indexed attributesFernandoS272021-07-231-2/+2
|
* shader: Add subgroup masksReinUsesLisp2021-07-231-0/+5
|
* shader: Implement BAR and fix memory barriersReinUsesLisp2021-07-231-0/+1
|
* shader: Reimplement GetCbufU64 as GetCbufU32x2ReinUsesLisp2021-07-231-1/+1
| | | | It may generate better code on some compilers and it's easier to handle.
* shader: Address FeedbackFernandoS272021-07-231-9/+3
|
* shader: Implement SR_LaneIdFernandoS272021-07-231-0/+1
|
* shader: Implement MEMBARFernandoS272021-07-231-0/+1
|
* shader: Improve VOTE.VTG stubFernandoS272021-07-231-0/+8
|
* shader: Implement ImageGradientFernandoS272021-07-231-0/+4
|
* shader,spirv: Implement ImageQueryLod.FernandoS272021-07-231-0/+3
|
* shader: Implement FSWZADDameerj2021-07-231-0/+1
|
* shader: Implement BRXFernandoS272021-07-231-0/+3
|
* shader: Implement I2I CCameerj2021-07-231-3/+3
|
* shader: Implement I2I SATameerj2021-07-231-0/+2
|
* shader: Implement LDS, STS, LDL, and STS and use SPIR-V 1.4 when availableReinUsesLisp2021-07-231-0/+14
|
* spirv: Remove dependencies on Environment when generating SPIR-VReinUsesLisp2021-07-231-3/+2
|
* shader: Implement TXQ and fix FragDepthReinUsesLisp2021-07-231-0/+3
|
* shader: Refactor PTP and other minor changesReinUsesLisp2021-07-231-7/+6
|
* shader: Add IR opcode for ImageFetchFernandoS272021-07-231-0/+4
|
* shader: Implement TLD4.PTPFernandoS272021-07-231-3/+4
|
* shader: Implement TLD4 and TLD4_BFernandoS272021-07-231-0/+8
|
* shader: Implement SHFLameerj2021-07-231-0/+9
|
* shader: Fix F2IFernandoS272021-07-231-0/+3
|
* shader: Implement NDC [-1, 1], attribute types and default varying initializationReinUsesLisp2021-07-231-0/+2
|
* shader: Implement VOTEameerj2021-07-231-0/+4
|
* shader: Implement DMNMX, DSET, DSETPameerj2021-07-231-0/+1
|
* shader: Add support for fp16 comparisons and misc fixesReinUsesLisp2021-07-231-0/+2
|
* spirv: Implement VertexId and InstanceId, refactor codeReinUsesLisp2021-07-231-2/+2
|
* shader: Implement I2FReinUsesLisp2021-07-231-0/+13
|
* shader: Add partial rasterizer integrationReinUsesLisp2021-07-231-8/+10
|
* shader: Implement FMNMXameerj2021-07-231-4/+4
| | | | And add a const in FCMP
* shader: Implement FCMPameerj2021-07-231-0/+1
| | | | still need to configure some settings for NV denorm flush and intel NaN
* shader: Partial implementation of LDCReinUsesLisp2021-07-231-1/+7
|
* shader: Initial support for textures and TEXReinUsesLisp2021-07-231-1/+31
|
* shader: Implement R2Pameerj2021-07-231-1/+2
|
* shader: Implement SHFameerj2021-07-231-3/+5
|
* shader: Implement LEAameerj2021-07-231-1/+3
|
* shader: Implement HADD2ReinUsesLisp2021-07-231-6/+22
|
* shader: Implement FLOameerj2021-07-231-1/+3
|
* shader: Implement IMNMXameerj2021-07-231-0/+4
|
* shader: Implement POPCameerj2021-07-231-0/+2
|
* shader: Implement SHRameerj2021-07-231-2/+3
|
* shader: Implement more of XMAD and FFMA32I and fix XMAD.CBCCReinUsesLisp2021-07-231-2/+2
|
* shader: FMUL, select, RRO, and MUFU fixesReinUsesLisp2021-07-231-16/+51
|
* shader: Fix MOV(reg), add SHL variants and emit neg and abs instructionsReinUsesLisp2021-07-231-2/+2
|
* spirv: Fixes and Intel specific workaroundsReinUsesLisp2021-07-231-4/+4
|
* shader: Rename, implement FADD.SAT and P2R (imm)ReinUsesLisp2021-07-231-20/+20
|
* shader: Add denorm flush supportReinUsesLisp2021-07-231-1/+3
|
* spirv: Add lower fp16 to fp32 passReinUsesLisp2021-07-231-50/+53
|
* shader: Primitive Vulkan integrationReinUsesLisp2021-07-231-212/+207
|
* spirv: Implement EmitIdentityReinUsesLisp2021-07-231-1/+1
|
* spirv: Initial bindings supportReinUsesLisp2021-07-231-76/+8
|
* shader: Add support for forward declarationsReinUsesLisp2021-07-231-39/+1
|
* shader: Support SSA loops on IRReinUsesLisp2021-07-231-6/+6
|
* shader: Misc fixesReinUsesLisp2021-07-231-0/+5
|
* shader: Initial implementation of an ASTReinUsesLisp2021-07-231-8/+10
|
* spirv: Initial SPIR-V supportReinUsesLisp2021-07-231-3/+311
|
* shader: Add pools and rename filesReinUsesLisp2021-07-231-0/+21
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-01 20:01:26 +0100