summaryrefslogtreecommitdiffstats
path: root/src/core/arm/interpreter/arminit.cpp
blob: 03bca287025adfde86f1327cd298e15498a882a4 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
/*  arminit.c -- ARMulator initialization:  ARM6 Instruction Emulator.
    Copyright (C) 1994 Advanced RISC Machines Ltd.

    This program is free software; you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation; either version 2 of the License, or
    (at your option) any later version.

    This program is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with this program; if not, write to the Free Software
    Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */

//#include <unistd.h>

#include "core/arm/skyeye_common/armdefs.h"
#include "core/arm/skyeye_common/armemu.h"

/***************************************************************************\
*                 Definitions for the emulator architecture                 *
\***************************************************************************/

void ARMul_EmulateInit (void);
ARMul_State *ARMul_NewState (ARMul_State * state);
void ARMul_Reset (ARMul_State * state);
ARMword ARMul_DoCycle (ARMul_State * state);
unsigned ARMul_DoCoPro (ARMul_State * state);
ARMword ARMul_DoProg (ARMul_State * state);
ARMword ARMul_DoInstr (ARMul_State * state);
void ARMul_Abort (ARMul_State * state, ARMword address);

unsigned ARMul_MultTable[32] = {
    1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9,
    10, 10, 11, 11, 12, 12, 13, 13, 14, 14, 15, 15, 16, 16, 16
};
ARMword ARMul_ImmedTable[4096];	/* immediate DP LHS values */
char ARMul_BitList[256];	/* number of bits in a byte table */

//chy 2006-02-22 add test debugmode
extern int debugmode;
extern int remote_interrupt( void );


void arm_dyncom_Abort(ARMul_State * state, ARMword vector)
{
    ARMul_Abort(state, vector);
}


/* ahe-ykl : the following code to initialize user mode
   code is architecture dependent and probably model dependant. */

/*#include "skyeye_arch.h"
#include "skyeye_pref.h"
#include "skyeye_exec_info.h"
#include "bank_defs.h"*/
//#include "armcpu.h"
//#include "skyeye_callback.h"

/*
		ARM_CPU_State* cpu = get_current_cpu();
		arm_core_t* core = &cpu->core[0];

		uint32_t sp = info->initial_sp;

		core->Cpsr = 0x10; // User mode
// FIXME: may need to add thumb
core->Reg[13] = sp;
core->Reg[10] = info->start_data;
core->Reg[0] = 0;
bus_read(32, sp + 4, &(core->Reg[1]));
bus_read(32, sp + 8, &(core->Reg[2]));
*/
/***************************************************************************\
*         Call this routine once to set up the emulator's tables.           *
\***************************************************************************/

void
ARMul_EmulateInit (void)
{
    unsigned int i, j;

    for (i = 0; i < 4096; i++) {	/* the values of 12 bit dp rhs's */
        ARMul_ImmedTable[i] = ROTATER (i & 0xffL, (i >> 7L) & 0x1eL);
    }

    for (i = 0; i < 256; ARMul_BitList[i++] = 0);	/* how many bits in LSM */
    for (j = 1; j < 256; j <<= 1)
        for (i = 0; i < 256; i++)
            if ((i & j) > 0)
                ARMul_BitList[i]++;

    for (i = 0; i < 256; i++)
        ARMul_BitList[i] *= 4;	/* you always need 4 times these values */

}

/***************************************************************************\
*            Returns a new instantiation of the ARMulator's state           *
\***************************************************************************/

ARMul_State *
ARMul_NewState (ARMul_State *state)
{
    unsigned i, j;

    memset (state, 0, sizeof (ARMul_State));

    state->Emulate = RUN;
    for (i = 0; i < 16; i++) {
        state->Reg[i] = 0;
        for (j = 0; j < 7; j++)
            state->RegBank[j][i] = 0;
    }
    for (i = 0; i < 7; i++)
        state->Spsr[i] = 0;
    state->Mode = 0;

    state->CallDebug = FALSE;
    state->Debug = FALSE;
    state->VectorCatch = 0;
    state->Aborted = FALSE;
    state->Reseted = FALSE;
    state->Inted = 3;
    state->LastInted = 3;

    state->CommandLine = NULL;

    state->EventSet = 0;
    state->Now = 0;
    state->EventPtr =
        (struct EventNode **) malloc ((unsigned) EVENTLISTSIZE *
                                      sizeof (struct EventNode *));
#if DIFF_STATE
    state->state_log = fopen("/data/state.log", "w");
    printf("create pc log file.\n");
#endif
    if (state->EventPtr == NULL) {
        printf ("SKYEYE: ARMul_NewState malloc state->EventPtr error\n");
        exit(-1);
        //skyeye_exit (-1);
    }
    for (i = 0; i < EVENTLISTSIZE; i++)
        *(state->EventPtr + i) = NULL;
#if SAVE_LOG
    state->state_log = fopen("/tmp/state.log", "w");
    printf("create pc log file.\n");
#else
#if DIFF_LOG
    state->state_log = fopen("/tmp/state.log", "r");
    printf("loaded pc log file.\n");
#endif
#endif

#ifdef ARM61
    state->prog32Sig = LOW;
    state->data32Sig = LOW;
#else
    state->prog32Sig = HIGH;
    state->data32Sig = HIGH;
#endif

    state->lateabtSig = HIGH;
    state->bigendSig = LOW;

    //chy:2003-08-19
    state->LastTime = 0;
    state->CP14R0_CCD = -1;

    /* ahe-ykl: common function for interpret and dyncom */
    /*sky_pref_t *pref = get_skyeye_pref();
    if (pref->user_mode_sim)
    	register_callback(arm_user_mode_init, Bootmach_callback);
        */

    memset(&state->exclusive_tag_array[0], 0xFF, sizeof(state->exclusive_tag_array[0]) * 128);
    state->exclusive_access_state = 0;
    //state->cpu = (cpu_config_t *) malloc (sizeof (cpu_config_t));
    //state->mem_bank = (mem_config_t *) malloc (sizeof (mem_config_t));
    return (state);
}

/***************************************************************************\
*       Call this routine to set ARMulator to model a certain processor     *
\***************************************************************************/

void
ARMul_SelectProcessor (ARMul_State * state, unsigned properties)
{
    if (properties & ARM_Fix26_Prop) {
        state->prog32Sig = LOW;
        state->data32Sig = LOW;
    } else {
        state->prog32Sig = HIGH;
        state->data32Sig = HIGH;
    }
    /* 2004-05-09 chy
    below line sould be in skyeye_mach_XXX.c 's XXX_mach_init function
    */
    // state->lateabtSig = HIGH;


    state->is_v4 =
        (properties & (ARM_v4_Prop | ARM_v5_Prop)) ? HIGH : LOW;
    state->is_v5 = (properties & ARM_v5_Prop) ? HIGH : LOW;
    state->is_v5e = (properties & ARM_v5e_Prop) ? HIGH : LOW;
    state->is_XScale = (properties & ARM_XScale_Prop) ? HIGH : LOW;
    state->is_iWMMXt = (properties & ARM_iWMMXt_Prop) ? HIGH : LOW;
    /* state->is_v6 = LOW */;
    /* jeff.du 2010-08-05 */
    state->is_v6 = (properties & ARM_v6_Prop) ? HIGH : LOW;
    state->is_ep9312 = (properties & ARM_ep9312_Prop) ? HIGH : LOW;
    //chy 2005-09-19
    state->is_pxa27x = (properties & ARM_PXA27X_Prop) ? HIGH : LOW;

    /* shenoubang 2012-3-11 */
    state->is_v7 = (properties & ARM_v7_Prop) ? HIGH : LOW;

    /* Only initialse the coprocessor support once we
       know what kind of chip we are dealing with.  */
    //ARMul_CoProInit (state);

}

/***************************************************************************\
* Call this routine to set up the initial machine state (or perform a RESET *
\***************************************************************************/

void
ARMul_Reset (ARMul_State * state)
{
    //fprintf(stderr,"armul_reset 0: state->  Cpsr 0x%x, Mode %d\n",state->Cpsr,state->Mode);
    state->NextInstr = 0;
    if (state->prog32Sig) {
        state->Reg[15] = 0;
        state->Cpsr = INTBITS | SVC32MODE;
        state->Mode = SVC32MODE;
    } else {
        state->Reg[15] = R15INTBITS | SVC26MODE;
        state->Cpsr = INTBITS | SVC26MODE;
        state->Mode = SVC26MODE;
    }
    //fprintf(stderr,"armul_reset 1: state->  Cpsr 0x%x, Mode %d\n",state->Cpsr,state->Mode);
    //ARMul_CPSRAltered (state);
    state->Bank = SVCBANK;
    FLUSHPIPE;

    state->EndCondition = 0;
    state->ErrorCode = 0;

    //fprintf(stderr,"armul_reset 2: state->  Cpsr 0x%x, Mode %d\n",state->Cpsr,state->Mode);
    state->NresetSig = HIGH;
    state->NfiqSig = HIGH;
    state->NirqSig = HIGH;
    state->NtransSig = (state->Mode & 3) ? HIGH : LOW;
    state->abortSig = LOW;
    state->AbortAddr = 1;

    state->NumInstrs = 0;
    state->NumNcycles = 0;
    state->NumScycles = 0;
    state->NumIcycles = 0;
    state->NumCcycles = 0;
    state->NumFcycles = 0;

    //fprintf(stderr,"armul_reset 3: state->  Cpsr 0x%x, Mode %d\n",state->Cpsr,state->Mode);
    //mmu_reset (state);
    //fprintf(stderr,"armul_reset 4: state->  Cpsr 0x%x, Mode %d\n",state->Cpsr,state->Mode);

    //mem_reset (state); /* move to memory/ram.c */

    //fprintf(stderr,"armul_reset 5: state->  Cpsr 0x%x, Mode %d\n",state->Cpsr,state->Mode);
    /*remove later. walimis 03.7.17 */
    //io_reset(state);
    //lcd_disable(state);

    /*ywc 2005-04-07 move from ARMul_NewState , because skyeye_config.no_dbct will
     *be configured in skyeye_option_init and it is called after ARMul_NewState*/
    state->tea_break_ok = 0;
    state->tea_break_addr = 0;
    state->tea_pc = 0;
#ifdef DBCT
    if (!skyeye_config.no_dbct) {
        //teawater add for arm2x86 2005.02.14-------------------------------------------
        if (arm2x86_init (state)) {
            printf ("SKYEYE: arm2x86_init error\n");
            //skyeye_exit (-1);
        }
        //AJ2D--------------------------------------------------------------------------
    }
#endif
}


/***************************************************************************\
* Emulate the execution of an entire program.  Start the correct emulator   *
* (Emulate26 for a 26 bit ARM and Emulate32 for a 32 bit ARM), return the   *
* address of the last instruction that is executed.                         *
\***************************************************************************/

//teawater add DBCT_TEST_SPEED 2005.10.04---------------------------------------
#ifdef DBCT_TEST_SPEED
static ARMul_State	*dbct_test_speed_state = NULL;
static void
dbct_test_speed_sig(int signo)
{
    printf("\n0x%llx %llu\n", dbct_test_speed_state->instr_count, dbct_test_speed_state->instr_count);
    exit(0);
    //skyeye_exit(0);
}
#endif	//DBCT_TEST_SPEED
//AJ2D--------------------------------------------------------------------------

ARMword
ARMul_DoProg (ARMul_State * state)
{
    ARMword pc = 0;

    /*
     * 2007-01-24 removed the term-io functions by Anthony Lee,
     * moved to "device/uart/skyeye_uart_stdio.c".
     */

//teawater add DBCT_TEST_SPEED 2005.10.04---------------------------------------
#ifdef DBCT_TEST_SPEED
    {
        if (!dbct_test_speed_state) {
            //init timer
            struct itimerval	value;
            struct sigaction	act;

            dbct_test_speed_state = state;
            state->instr_count = 0;
            act.sa_handler = dbct_test_speed_sig;
            act.sa_flags = SA_RESTART;
            //cygwin don't support ITIMER_VIRTUAL or ITIMER_PROF
#ifndef __CYGWIN__
            if (sigaction(SIGVTALRM, &act, NULL) == -1) {
#else
            if (sigaction(SIGALRM, &act, NULL) == -1) {
#endif	//__CYGWIN__
                fprintf(stderr, "init timer error.\n");
                exit(-1);
                //skyeye_exit(-1);
            }
            if (skyeye_config.dbct_test_speed_sec) {
                value.it_value.tv_sec = skyeye_config.dbct_test_speed_sec;
            } else {
                value.it_value.tv_sec = DBCT_TEST_SPEED_SEC;
            }
            printf("dbct_test_speed_sec = %ld\n", value.it_value.tv_sec);
            value.it_value.tv_usec = 0;
            value.it_interval.tv_sec = 0;
            value.it_interval.tv_usec = 0;
#ifndef __CYGWIN__
            if (setitimer(ITIMER_VIRTUAL, &value, NULL) == -1) {
#else
            if (setitimer(ITIMER_REAL, &value, NULL) == -1) {
#endif	//__CYGWIN__
                fprintf(stderr, "init timer error.\n");
                //skyeye_exit(-1);
            }
        }
    }
#endif	//DBCT_TEST_SPEED
//AJ2D--------------------------------------------------------------------------
    state->Emulate = RUN;
    while (state->Emulate != STOP) {
        state->Emulate = RUN;

        /*ywc 2005-03-31 */
        if (state->prog32Sig && ARMul_MODE32BIT) {
#ifdef DBCT
            if (skyeye_config.no_dbct) {
                pc = ARMul_Emulate32 (state);
            } else {
                pc = ARMul_Emulate32_dbct (state);
            }
#else
            pc = ARMul_Emulate32 (state);
#endif
        }

        else {
            //pc = ARMul_Emulate26 (state);
        }
        //chy 2006-02-22, should test debugmode first
        //chy 2006-04-14, put below codes in ARMul_Emulate
#if 0
        if(debugmode)
            if(remote_interrupt())
                state->Emulate = STOP;
#endif
    }

    /*
     * 2007-01-24 removed the term-io functions by Anthony Lee,
     * moved to "device/uart/skyeye_uart_stdio.c".
     */

    return (pc);
}

/***************************************************************************\
* Emulate the execution of one instruction.  Start the correct emulator     *
* (Emulate26 for a 26 bit ARM and Emulate32 for a 32 bit ARM), return the   *
* address of the instruction that is executed.                              *
\***************************************************************************/

ARMword
ARMul_DoInstr (ARMul_State * state)
{
    ARMword pc = 0;

    state->Emulate = ONCE;

    /*ywc 2005-03-31 */
    if (state->prog32Sig && ARMul_MODE32BIT) {
#ifdef DBCT
        if (skyeye_config.no_dbct) {
            pc = ARMul_Emulate32 (state);
        } else {
//teawater add compile switch for DBCT GDB RSP function 2005.10.21--------------
#ifndef DBCT_GDBRSP
            printf("DBCT GDBRSP function switch is off.\n");
            printf("To use this function, open \"#define DBCT_GDBRSP\" in arch/arm/common/armdefs.h & recompile skyeye.\n");
            skyeye_exit(-1);
#endif	//DBCT_GDBRSP
//AJ2D--------------------------------------------------------------------------
            pc = ARMul_Emulate32_dbct (state);
        }
#else
        pc = ARMul_Emulate32 (state);
#endif
    }

    //else
    //pc = ARMul_Emulate26 (state);

    return (pc);
}

/***************************************************************************\
* This routine causes an Abort to occur, including selecting the correct    *
* mode, register bank, and the saving of registers.  Call with the          *
* appropriate vector's memory address (0,4,8 ....)                          *
\***************************************************************************/

void
ARMul_Abort (ARMul_State * state, ARMword vector)
{
    ARMword temp;
    int isize = INSN_SIZE;
    int esize = (TFLAG ? 0 : 4);
    int e2size = (TFLAG ? -4 : 0);

    state->Aborted = FALSE;

    if (state->prog32Sig)
        if (ARMul_MODE26BIT)
            temp = R15PC;
        else
            temp = state->Reg[15];
    else
        temp = R15PC | ECC | ER15INT | EMODE;

    switch (vector) {
    case ARMul_ResetV:	/* RESET */
        SETABORT (INTBITS, state->prog32Sig ? SVC32MODE : SVC26MODE,
                  0);
        break;
    case ARMul_UndefinedInstrV:	/* Undefined Instruction */
        SETABORT (IBIT, state->prog32Sig ? UNDEF32MODE : SVC26MODE,
                  isize);
        break;
    case ARMul_SWIV:	/* Software Interrupt */
        SETABORT (IBIT, state->prog32Sig ? SVC32MODE : SVC26MODE,
                  isize);
        break;
    case ARMul_PrefetchAbortV:	/* Prefetch Abort */
        state->AbortAddr = 1;
        SETABORT (IBIT, state->prog32Sig ? ABORT32MODE : SVC26MODE,
                  esize);
        break;
    case ARMul_DataAbortV:	/* Data Abort */
        SETABORT (IBIT, state->prog32Sig ? ABORT32MODE : SVC26MODE,
                  e2size);
        break;
    case ARMul_AddrExceptnV:	/* Address Exception */
        SETABORT (IBIT, SVC26MODE, isize);
        break;
    case ARMul_IRQV:	/* IRQ */
        //chy 2003-09-02 the if sentence seems no use
#if 0
        if (!state->is_XScale || !state->CPRead[13] (state, 0, &temp)
                || (temp & ARMul_CP13_R0_IRQ))
#endif
            SETABORT (IBIT,
                      state->prog32Sig ? IRQ32MODE : IRQ26MODE,
                      esize);
        break;
    case ARMul_FIQV:	/* FIQ */
        //chy 2003-09-02 the if sentence seems no use
#if 0
        if (!state->is_XScale || !state->CPRead[13] (state, 0, &temp)
                || (temp & ARMul_CP13_R0_FIQ))
#endif
            SETABORT (INTBITS,
                      state->prog32Sig ? FIQ32MODE : FIQ26MODE,
                      esize);
        break;
    }

    if (ARMul_MODE32BIT) {
        /*if (state->mmu.control & CONTROL_VECTOR)
          vector += 0xffff0000;	//for v4 high exception  address*/
        if (state->vector_remap_flag)
            vector += state->vector_remap_addr; /* support some remap function in LPC processor */
        ARMul_SetR15 (state, vector);
    } else
        ARMul_SetR15 (state, R15CCINTMODE | vector);
}