blob: e9e5c35cce6d299e95ea95aecf62f89528200291 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
|
// Copyright 2014 Citra Emulator Project
// Licensed under GPLv2 or any later version
// Refer to the license.txt file included.
#include "common/common_types.h"
#include "core/core.h"
#include "core/core_timing.h"
#include "core/settings.h"
#include "core/arm/arm_interface.h"
#include "core/arm/disassembler/arm_disasm.h"
#include "core/arm/interpreter/arm_interpreter.h"
#include "core/arm/dyncom/arm_dyncom.h"
#include "core/hle/hle.h"
#include "core/hle/kernel/thread.h"
#include "core/hw/hw.h"
namespace Core {
ARM_Interface* g_app_core = nullptr; ///< ARM11 application core
ARM_Interface* g_sys_core = nullptr; ///< ARM11 system (OS) core
/// Run the core CPU loop
void RunLoop(int tight_loop) {
// If the current thread is an idle thread, then don't execute instructions,
// instead advance to the next event and try to yield to the next thread
if (Kernel::GetCurrentThread()->IsIdle()) {
LOG_TRACE(Core_ARM11, "Idling");
CoreTiming::Idle();
CoreTiming::Advance();
HLE::Reschedule(__func__);
} else {
g_app_core->Run(tight_loop);
}
HW::Update();
if (HLE::g_reschedule) {
Kernel::Reschedule();
}
}
/// Step the CPU one instruction
void SingleStep() {
RunLoop(1);
}
/// Halt the core
void Halt(const char *msg) {
// TODO(ShizZy): ImplementMe
}
/// Kill the core
void Stop() {
// TODO(ShizZy): ImplementMe
}
/// Initialize the core
int Init() {
LOG_DEBUG(Core, "initialized OK");
g_sys_core = new ARM_Interpreter();
switch (Settings::values.cpu_core) {
case CPU_Interpreter:
g_app_core = new ARM_DynCom();
break;
case CPU_OldInterpreter:
default:
g_app_core = new ARM_Interpreter();
break;
}
return 0;
}
void Shutdown() {
delete g_app_core;
delete g_sys_core;
LOG_DEBUG(Core, "shutdown OK");
}
} // namespace
|
